Static divided word matching line for low-power Content Addressable Memory design
作者： Kuo-Hsing Cheng , Chia-Hung Wei , Shu-Yu Jiang
DOI: 10.1109/ISCAS.2004.1329350
关键词:
摘要: In this paper, a novel Content Addressable Memory (CAM) word structure with divided matching line for low-power application is proposed. To reduce the comparison power consumption, proposed CAM adopts static circuit design to improve overall system reliability and consumption. addition, new cell single bit The requires only one heavy loading line, prevents frequently switching that designed in conventional basic cell. Based on TSMC 0.25 /spl mu/m CMOS process 2.5 V supply voltage, 128 words by 32 bits designed. simulation result shows consumption of 17.12 mW under 300 MHz operation frequency.
sci-hub.se 参考文章(4)
Chi-Sheng Lin, Jui-Chuan Chang, Bin-Da Liu, A low-power precomputation-based fully parallel content-addressable memory IEEE Journal of Solid-state Circuits. ,vol. 38, pp. 654- 662 ,(2003) , 10.1109/JSSC.2003.809515
H. Miyatake, M. Tanaka, Y. Mori, A design for high-speed low-power CMOS fully parallel content-addressable memory macros IEEE Journal of Solid-state Circuits. ,vol. 36, pp. 956- 968 ,(2001) , 10.1109/4.924858
Neil H. E. Weste, Kamran Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective ,(1985)
A. Harasawa, T. Kaganoi, T. Kanoh, H. Nishizaki, M. Suzuki, H. Tomizawa, T. Shindou, An ATM application specific integrated processor custom integrated circuits conference. pp. 445- 448 ,(1997) , 10.1109/CICC.1997.606663