Vertical-channel junction field-effect transistors having buried gates and methods of making

作者: Michael S. Mazzola , Lin Cheng

DOI:

关键词:

摘要: Semiconductor devices and methods of making the are described. The can be implemented in SiC include epitaxially grown n-type drift p-type trenched gate regions, an regrown channel region on top p-gate regions. A source or selectively implanted into region. Ohmic contacts to source, drain regions then formed. edge termination structures such as guard rings, junction extensions (JTE), other suitable p-n blocking structures. fabricated with different threshold voltages, for both depletion enhanced modes operation same doping. used discrete power transistors digital, analog, monolithic microwave integrated circuits.

参考文章(25)
Glenn M. Beheim, Carl S.a Salupo, Philip G. Neudeck, 600 C Logic Gates Using Silicon Carbide JFET's ,(2000)
David B. Slater, John W. Palmour, Alexander A. Suvorov, Lori A. Lipkin, Silicon carbide CMOS devices ,(1996)
Michael S. Mazzola, Stephen E. Saddow, Jeffrey Blaine Casady, Benjamin Blalock, COMPLEMENTARY ACCUMULATION-MODE JFET INTEGRATED CIRCUIT TOPOLOGY USING WIDE (> 2eV) BANDGAP SEMICONDUCTORS ,(2002)
A. Mihaila, F. Udrea, P. Godignon, T. Trajkovic, G. Brezeanu, A. Rusu, J. Rebollo, J. Millan, Buried field rings - a novel edge termination method for 4H-SiC high voltage devices international semiconductor conference. ,vol. 2, pp. 245- 248 ,(2002) , 10.1109/SMICND.2002.1105841