Bilinear interpolation circuit for image and method thereof

作者: Kyoung Joong Min , Tae Hyeon Kwon , Gyu Won Kim

DOI:

关键词:

摘要: Disclosed herein are a bilinear interpolation circuit for an image and method thereof. The ran according to exemplary embodiment of the present invention includes: increasing input clock camera two times by PLL; reading plurality reference pixels be interpolated from memory while storing images (pixels) in control unit, matching timing increased times; calculating pixel values corrected arithmetic operation data unit based on read (image) data; outputting calculated output format conversion original speed.

参考文章(4)
George Cuan, Jack Benkual, Abraham Mammen, Stephen L. Dodgen, Jerome F. Duluk, Richard E. Hessel, Jason R. Redgrave, Emerson S. Fang, Abbas Rashid, Sidong Li, Hengwei Hsu, Sam Ng, Vaughn T. Arnold, Nathan D. Tuck, Bo Hong, Thomas Y. Ho, Tuan D. Nguyen, Lindy Fung, Joseph P. Grass, Albert Suan-Wei Tsay, Joseph P. Bratt, Sushma S. Trivedi, Shun Wai Go, Matthew N. Papakipos, Zhaoyu Gong, Deferred shading graphics pipeline processor having advanced features ,(2003)
Leon C. Williams, Terri A. Clingerman, Image interpolation apparatus ,(1994)
Oha Shinichi, Image processing apparatus ,(1993)