Threaded Prefetching: A New Instruction Memory Hierarchy for Real-TimeSystems
作者： Minsuk Lee , Sang Lyul Min , Heonshik Shin , Chong Sang Kim , Chang Yun Park
关键词:
摘要: Cache memories have been extensively used to bridge the speed gap between high processors and relatively slow main memory. However, they are not widely in real-time systems due their unpredictable performance. This paper proposes an instruction prefetching scheme called threaded as alternative caching systems. In proposed prefetching, block pointer a thread is assigned each memory made point next on worst case execution path that determined by compile-time analysis. Also, updated throughout entire program guarantee predictability. also compares performances of various previous schemes with prefetching. By analyzing several benchmark programs, we show performance significantly better than those schemes. The results when size large enough almost good cache 100 % hit ratio.
springer.com
sci-hub.se 参考文章(20)
Ravi Sethi, Jeffrey D. Ullman, Alfred V. Aho, Compilers: Principles, Techniques, and Tools ,(1986)
Andrew Wolfe, Software-based cache partitioning for real-time applications Journal of Computer and Software Engineering - Special issue: hardware-software codesign archive. ,vol. 2, pp. 315- 327 ,(1994)
Mark D. Hill, Aspects of cache memory and instruction buffer performance University of California, Berkeley. ,(1987) , 10.21236/ADA604007
Charles N. Fischer, Richard J. LeBlanc, Crafting a Compiler with C ,(1991)
John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach ,(1989)
Ramakrishna B. Rau, George E. Rossmann, The effect of instruction fetch strategies upon the performance of pipelined instruction units ACM SIGARCH Computer Architecture News. ,vol. 5, pp. 80- 89 ,(1977) , 10.1145/633615.810656
A.J. Smith, Sequential Program Prefetching in Memory Hierarchies Computer. ,vol. 11, pp. 7- 21 ,(1978) , 10.1109/C-M.1978.218016
Sung-Soo Lim, Young Hyun Bae, Gyu Tae Jang, Byung-Do Rhee, Sang Lyul Min, Chang Yun Park, Heonshik Shin, Kunsoo Park, Choug Sang Kim, An accurate worst case timing analysis technique for RISC processors real-time systems symposium. pp. 97- 108 ,(1994) , 10.1109/REAL.1994.342726
Richard M. Karp, A characterization of the minimum cycle mean in a digraph Discrete Mathematics. ,vol. 23, pp. 309- 311 ,(1978) , 10.1016/0012-365X(78)90011-0
Gerry Kane, Joe Heinrich, MIPS RISC architecture ,(1987)