Clock frequency detect with programmable jitter tolerance

摘要: An apparatus and method is disclosed for programmable determination of frequency, phase, jitter relationship a first clock second in an electronic system. In first, initialization, mode, register are initialized with bit pattern pattern, respectively. second, normal, the coupled to register. A compare unit observes patterns registers reports when one or more predetermined relationships between occur.