System and apparatus for partially flushing cache memory
作者： Dan S. Mudgett , Victor F. Andrade , Saba Rahman
DOI:
关键词:
摘要: A computer system is disclosed for selectively invalidating the contents of cache memory in response to removal, modification, or disabling resources, such as example, an external device. The includes interface unit which defines address window particular resource. implemented through use a lower register and upper register, are loaded enable signal. An comparator compares each tag with value, value. If falls within window, it flushed by generation appropriate control In alternative embodiment, present invention can be software instructions microcode. As yet another alternative, comparing value stored cache.
lens.org 参考文章(24)
Robin W. Edenfield, Russell A. Reininger, William B. Ledbetter, System for transferring selected data words between main memory and cache with multiple data words and multiple dirty bits for each address ,(1989)
Gary W. Thome, Mustafa A. Hamid, Memory controller for use with write-back cache system and multiple bus masters coupled to multiple buses ,(1991)
Robin W. Edenfield, William B. Ledbetter, A data processor for reloading deferred pushes in a copy-back data cache ,(1990)
Robert D. Becker, Martin J. Schwartz, Multi-processor system with cache memories ,(1989)
Hiroyuki Takai, Rikako Kato, Microprocessor incorporating cache memory with selective purge operation ,(1993)
Upendra M. Kulkarni, Low cost writethrough cache coherency apparatus and method for computer systems without a cache suppporting bus ,(1996)
Russell A. Reininger, William B. Ledbetter, Method for data bus snooping in a data processing system by selective concurrent read and invalidate cache operation ,(1989)
William R. Bryg, William S. Worley, Cache memory consistency control with explicit software instructions ,(1986)
Roger E. Tipley, Mike T. Jackson, Sompong Olarig, Jens K. Ramsey, Jeffrey C. Stevens, Philip C. Kelly, Multiprocessor cache abitration ,(1994)
Roger E. Tipley, Philip C. Kelly, Method and apparatus for incorporating cache line replacement and cache write policy information into tag directories in a cache system ,(1991)