Memory hub and access method having internal prefetch buffers

作者: Joseph M. Jeddeloh , Terry R. Lee

DOI:

关键词:

摘要: A memory module includes a hub coupled to several devices. The history logic that predicts on the basis of read requests which addresses in devices from date are likely be subsequently read. applies prefetch suggestions corresponding predicted sequencer, uses generate Data responsive stored buffer. Tag stores data have been prefetched. tag compares request determine if requested If so, Otherwise,

参考文章(308)
Hermann Hellwagner, Markus Leberecht, Wolfgang Karl, Enabling a PC Cluster for High-Performance Computing 1 ,(1997)
Charles Fuoco, David A. Comisky, Sanjive Agarwala, Raguram Damodaran, Hub interface unit and application unit interfaces for expanded direct memory access processor ,(2000)
Mark William Kellogg, Bruce Gerard Hazelzet, Timothy Jay Dell, SIMM/DIMM memory module ,(1998)
Ryan A. Callison, Christopher Garza, William C. Galloway, Albert H. Chang, Raid XOR operations to synchronous DRAM using a read buffer and pipelining of synchronous DRAM burst read data ,(2000)
Larry D. Hewitt, Guaranteed data synchronization ,(2002)
Ted L. Boaz, Christopher S. Moore, Raviprakash Nagaraj, Small outline memory module ,(2000)
Peter G. Barratt, Triple port cache memory ,(1993)
Eric C. Hannah, Serial bus communication system ,(2000)