High efficiency, low cost, fully integrated DC-DC converter solution
作者： Sudhir S Kudva , None
DOI:
关键词:
摘要: University of Minnesota Ph.D. dissertation. April 2013. Major: Electrical Engineering. Advisor: Prof. Ramesh Harjani. 1 computer file (PDF); xiii, 132 pages.
参考文章(41)
Neil Weste, David Harris, CMOS VLSI Design: A Circuits and Systems Perspective ,(2004)
Paul R. Gray, Analysis and Design of Analog Integrated Circuits ,(1977)
Behzad Razavi, Design of Analog CMOS Integrated Circuits ,(1999)
D. Maksimovic, S. Dhar, Switched-capacitor DC-DC converters for low-power on-chip applications power electronics specialists conference. ,vol. 1, pp. 54- 59 ,(1999) , 10.1109/PESC.1999.788980
Sudhir S. Kudva, Ramesh Harjani, Fully integrated capacitive converter with all digital ripple mitigation custom integrated circuits conference. pp. 1- 4 ,(2012) , 10.1109/CICC.2012.6330630
Sudhir S. Kudva, Ramesh Harjani, Fully-Integrated On-Chip DC-DC Converter With a 450X Output Range IEEE Journal of Solid-state Circuits. ,vol. 46, pp. 1940- 1951 ,(2011) , 10.1109/JSSC.2011.2157253
H. Greenhouse, Design of Planar Rectangular Microelectronic Inductors IEEE Transactions on Parts, Hybrids, and Packaging. ,vol. 10, pp. 101- 109 ,(1974) , 10.1109/TPHP.1974.1134841
B.H. Calhoun, A.P. Chandrakasan, Ultra-Dynamic Voltage Scaling (UDVS) Using Sub-Threshold Operation and Local Voltage Dithering IEEE Journal of Solid-State Circuits. ,vol. 41, pp. 238- 245 ,(2006) , 10.1109/JSSC.2005.859886
G.E. Moore, Cramming More Components Onto Integrated Circuits Proceedings of the IEEE. ,vol. 86, pp. 56- 59 ,(1998) , 10.1109/JPROC.1998.658762
Siamak Abedinpour, Bertan Bakkaloglu, Sayfe Kiaei, A Multistage Interleaved Synchronous Buck Converter With Integrated Output Filter in 0.18 $\mu$ m SiGe Process IEEE Transactions on Power Electronics. ,vol. 22, pp. 2164- 2175 ,(2007) , 10.1109/TPEL.2007.909288