A New Exact Minimizer for Two-Level Logic Synthesis

作者: Robert K. Brayton , Patrick C. McGeer , Jagesh V. Sanghavi , Alberto L. Sangiovanni-Vincentelli

DOI: 10.1007/978-1-4615-3154-8_1

关键词:

摘要: We present a new algorithm for exact two-level logic optimization. It differs from the classical approach; rather than generating set of all prime implicants function, and then deriving covering problem, we derive problem directly implicitly, generate only those primes involved in problem. represent by cube their intersection. some properties sets which form this prove that forms an incompletely-specified function.F. is unique. Hence corresponding cubes minimum canonical cover F. give successive reduction finding any initial cover. Using cover, at least one minimal discuss two related heuristic minimization procedures; relaxed procedure, improved ESPRESSO-II procedure. experimental results minimizer. The method effective; solutions 10 20 hard examples ESPRESSO benchmark are derived proved minimum. In addition, 5 remaining derived, but remains to be solved exactly.

参考文章(11)
Richard L. Rudell, Alberto Sangiovanni-Vincentelli, Logic synthesis for vlsi design University of California, Berkeley. ,(1989)
M.A. Perkowski, P. Wu, K.A. Pirkl, KUAI-EXACT: a new approach for multi-valued logic minimization in VLSI synthesis international symposium on circuits and systems. pp. 401- 404 ,(1989) , 10.1109/ISCAS.1989.100375
P.C. McGeer, R.K. Brayton, The observability don't-care set and its approximations international conference on computer design. pp. 45- 48 ,(1990) , 10.1109/ICCD.1990.130157
Bernd Reusch, On the Generation of Prime Implicants Fundamenta Informaticae. ,vol. 2, pp. 167- 186 ,(1976) , 10.3233/FI-1978-2111
R.L. Rudell, A. Sangiovanni-Vincentelli, Multiple-Valued Minimization for PLA Optimization IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 6, pp. 727- 750 ,(1987) , 10.1109/TCAD.1987.1270318
E. J. McCluskey, Minimization of Boolean Functions* Bell System Technical Journal. ,vol. 35, pp. 1417- 1444 ,(1956) , 10.1002/J.1538-7305.1956.TB03835.X
K.A. Bartlett, R.K. Brayton, G.D. Hachtel, R.M. Jacoby, C.R. Morrison, R.L. Rudell, A. Sangiovanni-Vincentelli, A. Wang, Multi-level logic minimization using implicit don't cares IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 7, pp. 723- 740 ,(1988) , 10.1109/43.3211
Alberto L. Sangiovanni-Vincentelli, Gary D. Hachtel, Curtis T. McMullen, Robert King Brayton, Logic Minimization Algorithms for VLSI Synthesis ,(1984)
S. J. Hong, R. G. Cain, D. L. Ostapko, MINI: a heuristic approach for logic minimization Ibm Journal of Research and Development. ,vol. 18, pp. 443- 458 ,(1974) , 10.1147/RD.185.0443
L. B. Nguyen, M. A. Perkowdki, N. B. Goldstein, PALMINI—fast Boolean minimizer for personal computers design automation conference. pp. 615- 621 ,(1987) , 10.1145/37888.37985