Software prefetch system and method for predetermining amount of streamed data

作者: David Scott Ray , James Allan Kahle , Francis Patrick O'Connell , Edward John Silha , Michael John Mayfield

DOI:

关键词:

摘要: A data processing system includes a processor having first level cache and prefetch engine. Coupled to the are second third memory. Prefetching of lines is performed into each first, second, caches by Prefetch requests from engine over private request bus, which separate bus that transfers various levels processor. software instruction used accelerate process overriding normal functionality hardware The also limits amount be prefetched.

参考文章(17)
Joseph Chamdani, Sultan Ahmed, Method for prefetching data using a micro-TLB ,(1997)
Juan J. Navarro, Elena García-Diego, José R. Herrero, Data prefetching and multilevel blocking for linear algebra operations international conference on supercomputing. pp. 109- 116 ,(1996) , 10.1145/237578.237592
D.F. Zucker, R.B. Lee, M.J. Flynn, An automated method for software controlled cache prefetching hawaii international conference on system sciences. ,vol. 7, pp. 106- 114 ,(1998) , 10.1109/HICSS.1998.649189
F. Dahlgren, P. Stenstrom, Effectiveness of hardware-based stride and sequential prefetching in shared-memory multiprocessors high performance computer architecture. pp. 68- 77 ,(1995) , 10.1109/HPCA.1995.386554
Tien-Fu Chen, J.-L. Baer, A performance study of software and hardware data prefetching schemes international symposium on computer architecture. ,vol. 22, pp. 223- 232 ,(1994) , 10.1145/191995.192030