Expandable memory system and method for interleaving addresses among memory banks of different speeds and sizes

作者: Ralph C. Frangioso , Cynthia J. Burns , Albert T. Andrade , Timothy J. Sullivan

DOI:

关键词:

摘要: An expandable memory system and a method for operating having variable number of banks are described. The can utilize separately replaceable which be implemented with element, such as dynamic random access chips, differing speeds or sizes. implements an interleaving addresses among the function actually present so that successive accesses not unnecessarily delayed by recovery times elements. includes programmable address decoder writable provides bank signals. Each respective delay line providing output signal presettable time after signals received signalling to host data is ready transferred.

参考文章(22)
Mustafiz R. Choudhury, Jack D. Mills, Donald B. Alpert, Interleaved cache for multiple accesses per clock cycle in a microprocessor ,(1992)
Jerome Okun, R. Steven Smith, Michael De La Cruz, Rodger Mohme, Self identifying scheme for memory module including circuitry for identfying accessing speed ,(1991)
Katsumi Shigenobu, Hirohiko Mochizuki, Yukinori Kodama, Makoto Yanagisawa, Yoshihiro Takemae, Semiconductor memory having a plurality of banks usable in a plurality of bank configurations ,(1994)
Ronald J. Bowater, Paolo G. Sidoli, Joe C. St. Clair, Steven P. Larky, Flexible dynamic memory controller ,(1992)