Evolvable hardware with Boolean functions network implementation
作者： Gheorghe Serban , Laurentiu Ionescu , Alin Mazare , Vlad Barbu
DOI:
关键词:
摘要: In this paper we present an evolvable hardware structure based on a Boolean functions network implemented with the basic multiplexer circuit and configured by genetic algorithm. Even if is large research area (beginning in 1996) main problem which remains integration one single chip of entire system consists reconfigurable algorithm: build intrinsic hardware. Another how to increase convergence speed as can be used real time applications. our possible solution these problems. One (Xilinx Spartan 3) performed using algorithm internal block RAM memories, shift registers circuits. To parallel sorting/testing blocks are has pipeline architecture allow execution same genetics operators, testing fitness computation.
参考文章(9)
Laurentiu Ionescu, Alin Mazare, Gheorghe Serban, Emil Sofron, Evolved Synthesis of Digital Circuits Encyclopedia of Artificial Intelligence. pp. 609- 617 ,(2009) , 10.4018/978-1-59904-849-9.CH093
Moritoshi Yasunaga, Jung Hwan Kim, Ikuo Yoshihara, Evolvable Reasoning Hardware: Its Prototyping and Performance Evaluation Genetic Programming and Evolvable Machines. ,vol. 2, pp. 211- 230 ,(2001) , 10.1023/A:1011939025340
Julian F. Miller, Dominic Job, Vesselin K. Vassilev, Principles in the Evolutionary Design of Digital Circuits—Part II Genetic Programming and Evolvable Machines. ,vol. 1, pp. 259- 288 ,(2000) , 10.1023/A:1010066330916
J.R. Koza, F.H. Bennett, J.L. Hutchings, S.L. Bade, M.A. Keane, D. Andre, Evolving sorting networks using genetic programming and the rapidly reconfigurable Xilinx 6216 field-programmable gate array asilomar conference on signals, systems and computers. ,vol. 1, pp. 404- 410 ,(1997) , 10.1109/ACSSC.1997.680275
Stephen D. Scott, Ashok Samal, Shared Seth, HGA: A Hardware-Based Genetic Algorithm field programmable gate arrays. pp. 53- 59 ,(1995) , 10.1145/201310.201319
Yoshiki Yamaguchi, Akira Miyashita, Tsutomu Maruyama, Tsutomu Hoshino, A Co-processor System with a Virtex FPGA for Evolutionary Computation field programmable logic and applications. pp. 240- 249 ,(2000) , 10.1007/3-540-44614-1_27
Shuguang Zhao, Licheng Jiao, Multi-objective evolutionary design and knowledge discovery of logic circuits based on an adaptive genetic algorithm Genetic Programming and Evolvable Machines. ,vol. 7, pp. 195- 210 ,(2006) , 10.1007/S10710-006-9005-7
G.M. Megson, I.M. Bland, Generic systolic array for genetic algorithms IEE Proceedings - Computers and Digital Techniques. ,vol. 144, pp. 107- 119 ,(1997) , 10.1049/IP-CDT:19971126
Adrian Thompson, Silicon evolution Proceedings of the 1st annual conference on genetic programming. pp. 444- 452 ,(1996)