All-digital phase modulator/demodulator using multi-phase clocks and digital PLL

作者: Ramon S. Co

DOI:

关键词:

摘要: Multi-phase clocks are used to encode and decode signals that phase-modulated. The input signal is phase-compared with a feedback clock. Phase differences increment or decrement an up/down counter. count value from the counter applied phase rotator, which selects one clock bank of multi-phase clocks. have same frequency, but offset in each other. An output divider divides selected generate phase-modulated output. A fixed-phase analog digital front-end may be convert inputs counter, multiple bits as assignments. For de-modulator, digital-to-analog converter (DAC) decoder produces final

参考文章(33)
Toshifumi Honda, Hisae Yamamura, Yukio Matsuyama, Ludwig Listl, Defect judgement processing method and apparatus ,(1997)
Ramanatha V. Balakrishnan, Hee Wong, Herb O. Schneider, Digital PLL decoder ,(1983)
Sherre M. Staves, Ernest E. Bergmann, Digital phase locked loop clock recovery scheme ,(1987)
Lynne M. Evans, James Dehmlow, John Gass, Craig Daw, Fly-through computer aided design method and apparatus ,(1997)
Roland Renaud, Nicholas Liptay-Wagner, Timothy R. Pryor, Donald A. Clarke, Photodetector array based optical measurement systems ,(1980)
Robert B Staszewski, Dirk Leipold, Kenneth Maggio, System and method for time dithering a digitally-controlled oscillator tuning input ,(2001)