Fractional-N phased-lock-loop (PLL) system
作者： Kai Di Feng
DOI:
关键词:
摘要: In one general embodiment, a fractional-N phased-lock-loop (PLL) structure comprises first circuit located on an integrated circuit, where the includes voltage controlled oscillator for generating periodic output signal, phase detector controlling oscillator, charge pump modifying input to frequency divider in feedback path of multiplexer, and random number generator. The further second including multiplexer generator, wherein is programmable off coupled circuit. Additional systems structures are also presented.
lens.org 参考文章(59)
Arthur Garabedian, Sidney B. Franklin, Marshall Y. Huang, Robert B. Marcum, Curtis S. Hoffman, Signal presence detector and method ,(1978)
Nigel James Tolson, Voltage controlled band-pass filter ,(2000)
Frank A. Raso, Failsafe bandpass filter/decoder ,(1990)
Wing J. Mar, Wim Cresens, Sebastien Louveaux, Adaptive cycle-slipped detector for unlock detection in phase-locked loop applications ,(2006)
Eric T. Stubbs, James E. Miller, Method and apparatus for reducing the lock time of a DLL ,(2002)
Seema Butala Anand, Calibration circuit for VCO ,(2002)
Balaji Ganesan, Nicholas A. Oleksinski, David Vinke, Ekambaram Balaji, Generic methodology to support chip level integration of IP core instance constraints in integrated circuits ,(2007)
Brian Pelly, Toshio Takahashi, Active common mode emi filters ,(2003)
Hayden C. Cranford, Marcel A. Kossel, Vernon R. Norman, Martin L. Schmatz, Method for determining jitter of a signal in a serial link and high speed serial link ,(2003)
Shohei Kosai, Filter adjustment circuit ,(2007)