An Embedded Accelerator for Real World Computing
作者： J. Becker , M. Herz , U. Nageldinger , R. W. Hartenstein
DOI: 10.1007/978-0-387-35311-1_18
关键词:
摘要: This paper presents a new general purpose accelerator based on the Kress ALU Array III (KrAA-III) — novel field programmable array (FPAA), which efficiently supports high performance arithmetic computations by massive pipelining. The KrAA-III and its underlying concepts will be introduced as generalization of systolic structural principles illustrated simple real world computing example. To explain this approach for embedded accelerators machine paradigm, having been published earlier, is recalled far needed comprehensibility.
springer.com
sci-hub.st 参考文章(7)
Andre Maurice Dehon, Thomas Knight, Reconfigurable Architectures for General-Purpose Computing Massachusetts Institute of Technology. ,(1996)
R.W. Hartenstein, J. Becker, M. Herz, U. Nageldinger, A general approach in system design integrating reconfigurable accelerators international conference on information systems security. pp. 16- 25 ,(1996) , 10.1109/ICISS.1996.552407
R.W. Hartenstein, J. Becker, M. Herz, U. Nageldinger, A novel sequencer hardware for application specific computing application-specific systems, architectures, and processors. pp. 392- 401 ,(1997) , 10.1109/ASAP.1997.606844
R. Hartenstein, J. Becker, R. Kress, An embedded accelerator for real-time image processing Real-time Systems. pp. 83- 88 ,(1996) , 10.1109/EMWRTS.1996.557821
R.W. Hartenstein, J. Becker, A two-level co-design framework for Xputer-based data-driven reconfigurable accelerators Proceedings of the Thirtieth Hawaii International Conference on System Sciences. ,vol. 5, pp. 125- 134 ,(1997) , 10.1109/HICSS.1997.663167
A. Ast, R. W. Hartenstein, H. Reinig, K. Schmidt, M. Weber, A General Purpose Xputer Architecture derived from DSP and Image Processing Springer, Boston, MA. pp. 365- 394 ,(1994) , 10.1007/978-1-4615-2762-6_10
A.K.W. Yeung, J.M. Rabaey, A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms hawaii international conference on system sciences. pp. 169- 178 ,(1993) , 10.1109/HICSS.1993.270747