Persistent store fence processors, methods, systems, and instructions
作者： Rajesh M. Sankaran , Cheng Wang , Youfeng Wu
DOI:
关键词:
摘要: A processor of an aspect includes a decode unit to persistent store fence instruction. The also memory subsystem module coupled with the unit. module, in response instruction, is ensure that given data corresponding instruction stored persistently storage before all subsequent instructions storage. occur after original program order. Other processors, methods, systems, and articles manufacture are disclosed.
lens.org 参考文章(14)
Sridharan Sakthivelu, Robert Bruce Bahnsen, Gerrit Saylor, Methods and apparatus for supporting persistent memory ,(2013)
Kshitij Doshi, Thomas Willhalm, Instructions and logic to provide memory fence and store functionality ,(2013)
Edmund B. Nightingale, Engin Ipek, Christopher Frost, Douglas C. Burger, Jeremy P. Condit, Benjamin C. Lee, Hardware and operating system support for persistent memory on a memory bus ,(2009)
Salvador Palanca, Stephen A. Fischer, Subramaniam Maiyuran, Shekoufeh Qawami, MFENCE and LFENCE Micro-Architectural Implementation Method and System ,(2012)
Haris Volos, Andres Jaan Tack, Michael M. Swift, Mnemosyne Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems - ASPLOS '11. ,vol. 39, pp. 91- 104 ,(2011) , 10.1145/1950365.1950379
S. Thakkur, T. Huff, Internet Streaming SIMD Extensions Computer. ,vol. 32, pp. 26- 34 ,(1999) , 10.1109/2.809248
Gianfranco Bilardi, Kattamuri Ekanadham, Pratap Chandra Pattnaik, Issuance and execution of memory instructions to avoid read-after-write hazards ,(2001)
Ravi K. Arimilli, Lixin Zhang, Hazim Shafi, Francis P. O'Connell, Derek E. Williams, Data Processing System and Method for Reducing Cache Pollution by Write Stream Memory Access Patterns ,(2006)
Dhruva Chakrabarti, Hans Boehm, Non-volatile memory update tracking ,(2013)