DMA controller with semaphore communication protocol
作者： Daniel C. Robbins
DOI:
关键词:
摘要: A device driver initiates a DMA transfer and repeatedly reads semaphore from specified location in system memory. Upon completion of transfer, controller writes containing status information to the memory, informing that is completed. cache memory for provided further reduce latency between transfers.
lens.org 参考文章(34)
Kadangode K. Ramakrishnan, Douglas M. Washabaugh, Phillip J. Weeks, David Sawyer, Scheduling mechanism for network adapter to minimize latency and guarantee background processing time ,(1992)
Dan S. Mudgett, James R. Macdonald, Douglas D. Gephardt, Computer system selecting byte lane for a peripheral device during I/O addressing technique of disabling non-participating peripherals by driving an address within a range on the local bus in a DMA controller ,(1993)
Masayuki Hanada, Direct memory access controller for reducing access time to transfer information from a disk ,(1985)
Peter Chambers, Lonnie Goff, David R. Evoy, Franklyn H. Story, System for implementing peripheral device bus mastering in mobile computer via micro-controller for programming DMA controller, generating and sending command signals, and receiving completion status ,(1996)
Dan S. Mudgett, James R. Macdonald, Douglas D. Gephardt, System for performing I/O access and memory access by driving address of DMA configuration registers and memory address stored therein respectively on local bus ,(1993)
Atsuki Muramatsu, Naoki Matida, Sytem for efficiently storing same data in duplex storage by using single storage controller ,(1992)
Tsuyoshi Katayose, Yuko Mitsuhira, Data transfer control device using direct memory access ,(1992)
Gregory V. Kabenjian, Method and apparatus for performing efficient direct memory access data transfers ,(1995)
Dean A. Kalman, Robert D. Yoder, Serafin J. E. Garcia, Douglas R. Chisholm, Russell S. Padgett, Bus master interface circuit with transparent preemption of a data transfer operation ,(1990)