Microprocessor with software switchable clock speed and drive strength
作者： Gopi Ganapathy
DOI:
关键词:
摘要: A microprocessor circuit is provided that allows the internal clock speed to vary depending upon a register can be programmed by software. In addition, drive strength of generator may similarly varied software programming. The programmer or user change such operates at first frequency second performance requirements. lower operation selected for low power consumption and EMI, while higher computational intensive high applications.
lens.org 参考文章(23)
Tsuneaki Kudo, Tohru Sasaki, Takeji Tokumaru, Standard cells with flip-flops located in a single region and having minimal-length clock lines ,(1989)
Akihiro Yoshitake, Hideyuki Iino, Hidenori Hida, Clock circuit having a clocked output buffer ,(1989)
Jun Iwamura, Kazuyuki Omote, Tohru Sasaki, Integrated standard cell including clock lines ,(1989)
Takashi Ito, Naoki Yashiki, Kenzo Funatsu, Katsumi Iwata, Kenichi Ishibashi, Semiconductor integrated circuit having a plurality of oscillation circuits ,(1988)
J. Eric Ruetz, Programmable output drive circuit ,(1992)
Charles Luther Johnson, Robert Francis Lembach, Bruce George Rudolph, Robert Russel Williams, Reducing clock skew in large-scale integrated circuits ,(1991)
Ahmad H. Atriss, Lanny L. Parker, Dean William Mueller, Circuit and method of switching between redundant clocks for a phase lock loop ,(1992)
Masahiro Ueda, Master slice integrated circuit having high and low speed unit cells ,(1988)
Misao Hagiwara, Clock selection circuit for selecting one of a plurality of clock pulse signals ,(1988)
Gene A. Schriber, Driver circuit for use in an output buffer ,(1979)