Apparatus for generating a decryption key for use to decrypt a block of encrypted instruction data being fetched from an instruction cache in a microprocessor
作者： Thomas A. Crispin , Terry Parks , Brent Bean , G. Glenn Henry
DOI:
关键词:
摘要: An apparatus for generating a decryption key use to decrypt block of encrypted instruction data being fetched from an cache in microprocessor at fetch address includes first multiplexer that selects value plurality values based on portion the address. A second rotater rotates arithmetic unit selectively adds or subtracts rotated third generate key.
google.de 参考文章(48)
Brian R. Prasky, John W. Ward, Anthony Saporito, Robert J. Sonnelitter, David S. Hutton, Khary J. Alexander, Method, system and computer program product for minimizing branch prediction latency ,(2008)
Kotaro Fukawa, Yasuo Okumura, Encryption instruction processing apparatus ,(2005)
Matthew Paul Elwood, Context switching within a data processing system having a branch prediction mechanism ,(2005)
Timothy Merrick Long, Christopher Amies, Ian Gibson, Multi-instruction stream processor ,(1998)
Douglas B. Boyle, Michael D. Rostoker, Microprocessor having instruction set extensions for decryption and multimedia applications ,(1996)
Raymond C. Pang, Stephen M. Trimberger, Jennifer Wong, Walter N. Sze, Programmable logic device with decryption and structure for preventing design relocation ,(2000)
Geoffrey S. Strongin, Rodney Schmidt, Brian C. Barnes, System and method providing region-granular, hardware-controlled memory encryption ,(2002)
Seiji Goto, Taijji Tamiya, Jun Kamada, Secure processor and a program for a secure processor ,(2013)
Timothy Ober, Robert Walker Doud, Peter Reed, Michael M. Kaplan, Bronislav Kavsan, Cryptographic co-processor ,(1998)
Frederick D. Weber, John G. Favor, Flexible implementation of a system management mode (smm) in a processor ,(1996)