Efficient Utilization of Imprecise Blocks for Hardware Implementation of a Gaussian Filter
作者： M. H. Seyed Javadi , H. R. Mahdiani
关键词:
摘要: Due to great advantages of the imprecise computational blocks in implementation imprecision tolerant applications, a wide range different structures as well some their new applications are introduced recent years. However, due inherent differences between and precise components, utilization approaches should also be customized gain best performance. In this paper, novel efficient approach for is presented applied Gaussian image filter hardware. This offers implementations which improve area delay up 50% 53% respectively while does not degrade output quality below excellent threshold.
sci-hub.se 参考文章(17)
Parag Kulkarni, Puneet Gupta, Miloš D. Ercegovac, Trading Accuracy for Power in a Multiplier Architecture Journal of Low Power Electronics. ,vol. 7, pp. 490- 501 ,(2011) , 10.1166/JOLPE.2011.1157
Zhixi Yang, Ajaypat Jain, Jinghang Liang, Jie Han, Fabrizio Lombardi, Approximate XOR/XNOR-based adders for inexact computing international conference on nanotechnology. pp. 690- 693 ,(2013) , 10.1109/NANO.2013.6720793
Kartikeya Bhardwaj, Pravin S. Mane, Jorg Henkel, Power- and area-efficient Approximate Wallace Tree Multiplier for error-resilient systems international symposium on quality electronic design. pp. 263- 269 ,(2014) , 10.1109/ISQED.2014.6783335
Andrew B. Kahng, Seokhyeong Kang, Accuracy-configurable adder for approximate arithmetic designs Proceedings of the 49th Annual Design Automation Conference on - DAC '12. pp. 820- 825 ,(2012) , 10.1145/2228360.2228509
Matthew Weber, Mateja Putic, Hang Zhang, John Lach, Jiawei Huang, Balancing Adder for error tolerant applications international symposium on circuits and systems. pp. 3038- 3041 ,(2013) , 10.1109/ISCAS.2013.6572519
H. R. Mahdiani, S. M. Fakhraie, C. Lucas, Relaxed Fault-Tolerant Hardware Implementation of Neural Networks in the Presence of Multiple Transient Errors IEEE Transactions on Neural Networks. ,vol. 23, pp. 1215- 1228 ,(2012) , 10.1109/TNNLS.2012.2199517
Pietro Albicocco, Gian Carlo Cardarilli, Alberto Nannarelli, Massimo Petricca, Marco Re, None, Imprecise arithmetic for low power image processing 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR). pp. 983- 987 ,(2012) , 10.1109/ACSSC.2012.6489164
Farzad Farshchi, Muhammad Saeed Abrishami, Sied Mehdi Fakhraie, New approximate multiplier for low power digital signal processing international symposium on computer architecture. pp. 25- 30 ,(2013) , 10.1109/CADS.2013.6714233
Peter Varman, Kartik Mohanram, Kai Du, High performance reliable variable latency carry select addition design, automation, and test in europe. pp. 1257- 1262 ,(2012) , 10.5555/2492708.2493017
Fabrizio Lombardi, Jie Han, Cong Liu, A low-power, high-performance approximate multiplier with configurable partial error recovery design, automation, and test in europe. pp. 1- 4 ,(2014) , 10.5555/2616606.2616722