Vertical transistor and method of making

作者: Fernando Gonzalez

DOI:

关键词:

摘要: The invention relates to a vertical transistor and an oxidation process that achieves substantially curvilinear recess bottom. serves as the gate receptacle may facilitate more uniform oxide layer. One embodiment storage cell is disposed in along with electrode. Another system includes or cell.

参考文章(21)
Robert Tsu, William R. McKee, Isamu Asano, Shinpei Iijima, Integrated circuit capacitor ,(2001)
Shubneesh Batra, Christophe Pierrat, Stepped photoresist profile and opening formed using the profile ,(2001)
H.S. Uh, J.K. Lee, Y.S. Ahn, S.H. Lee, S.H. Hong, J.W. Lee, G.H. Koh, G.T. Jeong, T.Y. Chung, Kinam Kim, A strategy for long data retention time of 512 Mb DRAM with 0.12 /spl mu/m design rule symposium on vlsi technology. pp. 27- 28 ,(2001) , 10.1109/VLSIT.2001.934930
David Q. Wright, Steven T. Harshfield, PCRAM memory cell and method of making same ,(2001)
B. Goebel, D. Schumann, E. Bertagnolli, Vertical N-channel MOSFETs for extremely high density memories: the impact of interface orientation on device performance IEEE Transactions on Electron Devices. ,vol. 48, pp. 897- 906 ,(2001) , 10.1109/16.918237
Gordon K. Madson, Joelle Sharp, Method of increasing trench density for semiconductor ,(1999)