摘要: A clock generator circuit includes an internal reference generator, a sequential circuit, and pulse circuit. The receives buffer signal, reset provides first signal. the signal based on slow ring oscillator counts number of signals cycles for each cycle generates in response to being equal zero during toggles flip-flop recover from deadlock.
lens.org 参考文章(13)
Seong-Kue Park, CPU reset circuit ,(1996)
Masahiro Ishikawa, Multiplexed system with watch dog timers ,(1993)
Mark L. Neidengard, Nasser A. Kurd, Vaughn J. Grossnickle, Jeffrey L. Krieger, Apparatus, system, and method for re-synthesizing a clock signal ,(2011)
Patrick W. McCurry, James R. Kellogg, Robert A. Hocker, Karl Boekelheide, Kenneth D. Sexton, George A. Ellson, Computer-controlled uninterruptable power supply ,(1988)
Jayaprakash Naradasi, Bhavin Odedara, Naidu Prasad, Deepak Pancholi, Srikanth Bojja, Srinivasa Rao Sabbineni, Self-calibrating relaxation oscillator based clock source ,(2010)
Chi Fung Cheng, Pantas Sutardja, Deglitch circuit removing glitches from input clock signal ,(2004)
Steve Driediger, Dion Pike, Periodic electrical signal frequency monitoring systems and methods ,(2004)
Hideki Yamanaka, Seiji Hinata, Watch dog timer device ,(1994)
Atsuya Yamashita, Watch dog timer system ,(1999)