A method and apparatus for controlling linear and toggle mode burst access sequences using toggle mode increment logic
作者： Narendra Khandekar , Aniruddha Kundu
DOI:
关键词:
摘要: Memory access control logic (108) for controlling sequential and toggle mode burst accesses to a memory (109) in computer system using automatic increment (201B). The of the invention controls sequence which locations are accessed during operation wherein is determined by an order starting address incremented. Toggle (201B) incrementing included used. An input bus (106) receives request indicating first location be response from device system. Additional (117) determines whether requires linear or access. Control (213) determining that sequence.
lens.org 参考文章(34)
Neal D. Margulis, Takatoshi Ishii, Burst-mode DRAM ,(1993)
Charles W. Tillinghast, Michael S. Cohen, Thomas W. Voshell, Dynamic RAM array for emulating a static RAM array ,(1991)
Vipul C. Patel, Michael C. Stephens, Method and apparatus for production testing of self-refresh operations and a particular application to synchronous memory devices ,(1994)
Jerry Verseput, Method and apparatus for generating write signals ,(1994)
Subbarao Vanka, Prasanna Rupasinghe, Mark Lalich, Concurrent cache line replacement method and apparatus in microprocessor system with write-back cache memory ,(1995)
Timothy M. Lacey, Christopher S. Norris, Memory architecture for burst mode access ,(1996)
David M. Flentge, Method of performing high resolution crossed-array seismic surveys ,(1993)
David W. Stoenner, Percy R. Aria, Programmable burst data transfer apparatus and technique ,(1988)