Partial Cache Way Locking
作者： William V. Miller
DOI:
关键词:
摘要: Systems and methods are disclosed for locking code in cache. A processor comprises a cache controller. The is configured to store temporary copy of residing main memory. Also, the divided into number ways, where each way further portions. controller utilize first signal second signal. designates one ways as partial defines which ones portions be locked.
lens.org 参考文章(6)
Kenichi Tsuchiya, Richard W. Doing, Brian E. Frankel, James N. Dieffenderfer, Method for software controllable dynamically lockable cache line replacement system ,(2004)
Guy Lynn Guthrie, William John Starke, Kirk Samuel Livingston, James Stephen Fields, Half-good mode for large L2 cache array topology with different latency domains ,(2005)
Stephen P. Thompson, Mark A. Krom, System for restricted cache access during data transfers and method thereof ,(2005)
Roger W. Luce, Marc A. Goldschmidt, System and method of data replacement in cache ways ,(2002)
James Norris Dieffenderfer, Brian Michael Stempel, Victor Roberts Augsburg, Thomas Andrew Sartorius, Rodney Wayne Smith, Jeffrey Todd Bridges, Robert Douglas Clancy, Method and apparatus for managing cache partitioning ,(2006)
Chen Zhang, Research for the Cache Architecture of Embedded Processor Mini-micro Systems. ,(2004)