Detector for repetitive digital codes

摘要: A detector for repetitive cyclically permutable digital codes. The utilizes two shift registers, serially connected to provide delayed versions of a code. majority vote circuit responsive the undelayed code and codes is used forward error reduction. run length counter signal increments count each time corresponding bits from version thereof agree. At specified count, read out with high probability accuracy.