Hardware performance monitor (HPM) with extended resolution for adaptive voltage scaling (AVS) systems

作者: Wai Cheong Chan , Matthew J. Schade

DOI:

关键词:

摘要: An apparatus includes a delay line having at least two parallel branches, where each branch multiple cells coupled in series. The is configured to receive an input signal and propagate the through branches. also sampling circuits sample different taps branches of output sampled values. first are associated with amounts compared second At some could have minimum delay, difference between one tap be less than smallest delays.

参考文章(52)
Lutz Dathe, Thomas Hanusch, Matthias Vorwerk, Circuit, An Adjusting Method, and Use of a Control Loop ,(2009)
Syuji Matsuo, Koichi Kitamura, Itsurou Taniyoshi, Tetsuo Saitoh, Digital phase locked loop having coarse and fine stepsize variable delay lines ,(1995)
Sandra M. Tsontzidis, Laurence M. C. Lai, Neilson Zeng, Microwave packaging with indentation patterns ,(2002)
Murali Krishna Varadarajula, Wai Cheong Chan, Hsing-Chien Roy Liu, Gordon Mortensen, James Thomas Doyle, Pavel Poplevine, Closed-loop, supply-adjusted RAM memory circuit ,(2003)
Daniel W. Dobberpuhl, Vincent R. von Kaenel, Operating an Integrated Circuit at a Minimum Supply Voltage ,(2007)