Nostradamus: a floorplanner of uncertain designs

作者: K. Bazargan , Samjung Kim , M. Sarrafzadeh

DOI: 10.1109/43.752923

关键词:

摘要: Floorplanning is an early phase in chip planning. It provides information on approximate area, delay, power, and other performance measures. Careful floorplanning is, thus, of extreme importance. In many applications, while a good floorplan needed, the about all modules not available, or even worse, part provided inaccurate. Examples such applications are designing huge system where needed design process, but have been designed. Another example field reconfigurable computing it known what will be as program being executed. with uncertainty problem obtaining when module dimensions complete. this paper, formulated. Correlation between input characteristics output studied. Also, established that traditional floorplanners incapable efficiently handling uncertainty. An effective method for dealing uncertain data proposed. Experiments show that, example, up to 30% area estimate less than 7% error can obtained.

参考文章(20)
C. K. Wong, Majid Sarrafzadeh, An Introduction To VLSI Physical Design ,(1996)
H. W. Leong, C. L. Liu, D. F. Wong, Simulated Annealing for VLSI Design ,(1988)
Gary K. H. Yeap, Majid Sarrafzadeh, Sliceable Floorplanning by Graph Dualization SIAM Journal on Discrete Mathematics. ,vol. 8, pp. 258- 280 ,(1995) , 10.1137/S0895480191266700
Wei-Ming Dai, E.S. Kuh, Simultaneous Floor Planning and Global Routing for Hierarchical Building-Block Layout IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 6, pp. 828- 837 ,(1987) , 10.1109/TCAD.1987.1270326
Krzysztof Koźmiński, Edwin Kinnen, Rectangular duals of planar graphs Networks. ,vol. 15, pp. 145- 157 ,(1985) , 10.1002/NET.3230150202
Majid Sarrafzadeh, Transforming an arbitrary floorplan into a sliceable one international conference on computer aided design. pp. 386- 389 ,(1993) , 10.5555/259794.259857
Kok-Hoo Yeap, Majid Sarrafzadeh, Floor-planning by graph dualization: 2-concave rectilinear modules SIAM Journal on Computing. ,vol. 22, pp. 500- 526 ,(1993) , 10.1137/0222035
D. F. Wong, C. L. Liu, Floorplan design of VLSI circuits Algorithmica. ,vol. 4, pp. 263- 291 ,(1989) , 10.1007/BF01553890
M. Pedram, M. Marek-Sadowska, E.S. Kuh, Floorplanning with pin assignment international conference on computer aided design. pp. 98- 101 ,(1990) , 10.1109/ICCAD.1990.129851