Efficient Acceleration of Stencil Applications through In-Memory Computing.

作者: Hasan Erdem Yantır , Ahmed M. Eltawil , Khaled N. Salama

DOI: 10.3390/MI11060622

关键词:

摘要: The traditional computer architectures severely suffer from the bottleneck between processing elements and memory that is biggest barrier in front of their scalability. Nevertheless, amount data applications need to process increasing rapidly, especially after era big artificial intelligence. This fact forces new constraints architecture design towards more data-centric principles. Therefore, paradigms such as in-memory near-memory processors have begun emerge counteract by bringing closer computation or integrating them. Associative are a promising candidate for computation, which combines processor same location alleviate bottleneck. One iterative huge stencil codes. Considering this feature, associative can provide paramount advantage For demonstration, two 2D codes proposed, implemented both emerging memristor SRAM technologies. proposed achieves efficiency variety thus proves its applicability scientific computing.

参考文章(43)
Caxton C. Foster, Content Addressable Parallel Processors John Wiley & Sons, Inc.. ,(1976)
Michael Schmidt, Marc Reichenbach, Dietmar Fey, A Generic VHDL Template for 2D Stencil Code Applications on FPGAs international symposium on object component service oriented real time distributed computing. pp. 180- 187 ,(2012) , 10.1109/ISORCW.2012.39
Gerald Roth, John Mellor-Crummey, Ken Kennedy, R. Gregg Brickner, Compiling Stencils in High Performance Fortran conference on high performance computing (supercomputing). pp. 1- 20 ,(1997) , 10.1145/509593.509605
Kaushik Datta, Shoaib Kamil, Samuel Williams, Leonid Oliker, John Shalf, Katherine Yelick, Optimization and Performance Modeling of Stencil Computations on Modern Microprocessors Siam Review. ,vol. 51, pp. 129- 159 ,(2009) , 10.1137/070693199
Mark Horowitz, 1.1 Computing's energy problem (and what we can do about it) international solid-state circuits conference. pp. 10- 14 ,(2014) , 10.1109/ISSCC.2014.6757323
Hadi Esmaeilzadeh, Emily Blem, Renee St. Amant, Karthikeyan Sankaralingam, Doug Burger, Dark silicon and the end of multicore scaling Proceeding of the 38th annual international symposium on Computer architecture - ISCA '11. ,vol. 39, pp. 365- 376 ,(2011) , 10.1145/2000064.2000108
Andreas Schäfer, Dietmar Fey, High Performance Stencil Code Algorithms for GPGPUs international conference on conceptual structures. ,vol. 4, pp. 2027- 2036 ,(2011) , 10.1016/J.PROCS.2011.04.221
Mohammed Affan Zidan, Hesham Omran, Ahmed Sultan, Hossam A. H. Fahmy, Khaled N. Salama, Compensated Readout for High-Density MOS-Gated Memristor Crossbar Array IEEE Transactions on Nanotechnology. ,vol. 14, pp. 3- 6 ,(2015) , 10.1109/TNANO.2014.2363352
Leonid Yavits, Shahar Kvatinsky, Amir Morad, Ran Ginosar, Resistive Associative Processor IEEE Computer Architecture Letters. ,vol. 14, pp. 148- 151 ,(2015) , 10.1109/LCA.2014.2374597