Ensuring minimum gate speed during startup of gate speed regulator
作者： George J. Bennett
DOI:
关键词:
摘要: A computing device is disclosed comprising digital circuitry, and a gate speed regulator operable to generate supply voltage applied the circuitry. frequency synthesizer generates first reference frequency, propagation delay oscillator oscillation in response voltage, wherein compared error signal. second startup An adjustable circuit, responsive signals, adjusts
google.com.au 参考文章(25)
Makoto Saotome, Mika Misawa, Ring oscillator having logic gates interconnected by spiral signal lines ,(1996)
Tetsu C O Fujitsu Limited Tanizawa, Reference delay generator and electronic device using the same ,(1991)
Karthikeyan Ethirajan, Matthew Severson, Inyup Kang, Dynamic voltage scaling for portable devices ,(2004)
Christopher A. Poirier, Shahram Ghahremani, Samuel D. Naffziger, System and method to adjust voltage ,(2003)
Andrew Marshall, Victor C. Sutcliffe, Extraction of interconnect parasitics ,(2004)
George J. Bennett, Oscillator comprising foldover detection ,(2007)
Feng Luo, Dongsheng Ma, Integrated adaptive step-up/down switching DCDC converter with tri-band tri-mode digital control for dynamic voltage scaling international symposium on industrial electronics. pp. 142- 147 ,(2008) , 10.1109/ISIE.2008.4677168
Houman Zarrabi, Asim J. Al-Khalili, Yvon Savaria, An interconnect-aware delay model for dynamic voltage scaling in NM technologies great lakes symposium on vlsi. pp. 45- 50 ,(2009) , 10.1145/1531542.1531557
Kelly H. Hale, Guangming Yin, Patrick D. Ryan, Ricke W. Clark, Daryush Shamlou, Joseph H. Colles, Paul A. Underbrink, Critical path adaptive power control ,(2001)
George J. Bennett, Adjusting on-time for a discontinuous switching voltage regulator ,(2006)