Systems and methods for transient error recovery in reduced instruction set computer processors via instruction retry

作者: John F. Zumkehr , Amir A. Abouelnaga

DOI:

关键词:

摘要: Systems and methods for transient error recovery in pipelined reduced instruction set computer (RISC) processors prevent state changes based on the execution of an until is validated. If a fault occurs causing to appear execution, retrieved using fetch address associated with that stored pipeline history cache. The RISC processor then restarted instruction. validation may take place stage, though high clock frequencies include separate validate stage so there adequate time without having decrease frequency.

参考文章(11)
Robert John Hurban, Clifford Owen Hayden, Donald William Mccauley, Susan Barbara Stillman, John Stetson Murdock, Type 1, 2 and 3 retry and checkpointing ,(1992)
Barbara A. Hall, John D. Jabusch, Kevin C. Huang, Agnes Y. Ngai, Central processing unit checkpoint retry for store-in and store-through cache systems ,(1990)
Yann-Heng Lee, Kang G. Shin, Optimal design and use of retry in fault-tolerant computer systems Journal of the ACM. ,vol. 35, pp. 45- 69 ,(1988) , 10.1145/42267.42269
Y. Tamir, M. Tremblay, D.A. Rennels, The implementation and application of micro rollback in fault-tolerant VLSI systems ieee international symposium on fault tolerant computing. pp. 234- 239 ,(1988) , 10.1109/FTCS.1988.5325
John S. Liptay, Steven T. Comfort, Clifford O. Hayden, Charles F. Webb, Susan B. Stillman, Method for processing checkpoint instructions to allow concurrent execution of overlapping instructions ,(1994)
Donald J Lang, Bruce L Mcgilvray, Mark W Bee, William E Boehner, Data processing system execution retry control ,(1968)
Peter M. Kogge, Dale A. Rickard, Khoan T. Truong, Robert L. Schoenike, Checkpoint retry mechanism ,(1989)