Method and apparatus including a shared resource and multiple processors running a common control program accessing the shared resource
作者： Gal Sne , Victor Wai Ner Tung , Stephen Lawrence Scaringella
DOI:
关键词:
摘要: An integrated cached disk array includes host to global memory (front end) and (back interfaces implemented with dual control processors configured share substantial resources. The each access independent store RAM, but run the same processor program using an implementation that makes hardware appear identical from both X Y sides.
lens.org 参考文章(12)
Toshihide Okabe, Common system with a plurality of processors using a common memory and utilizing an interrupt signal ,(1993)
Steven T. Comfort, Neal T. Christensen, Christine C. Jones, Pak-Kin Mak, Leo J. Clark, Bradford M. Bean, Anne E. Bierce, Interlock for controlling processor ownership of pipelined data for a store in cache ,(1991)
William Frank Micka, Robert Wesley Shomler, Claus William Mikkelsen, Remote data duplexing. ,(1994)
Cheryl D. Senter, Johannes Wang, System for handling load and/or store operations in a superscalar microprocessor ,(1995)
Nital Patwa, Marc A. Quattromani, Raul A. Garibay, Mark W. Hervin, Data dependency detection and handling in a microprocessor with write buffer ,(1993)
Takashi Hotta, Shigeya Tanaka, Hideo Maejima, Pipelined data processor capable of performing instruction fetch stages of a plurality of instructions simultaneously ,(1989)
Bruno Alterescu, Natan Vishlitzky, Daniel Castel, Moshe Yanai, Gadi Shklarsky, Data storage system controlled remote data mirroring with respectively maintained data indices ,(1993)
Neal T. Christensen, Jeffrey C. Bixler, Edward W. Chencinski, Storage protection cache and backing storage having system control element data cache pipeline and storage protection bits in a stack array with a stack directory for the stack array ,(1994)
Chinh H. Le, James B. Eifert, Modular chip select control circuit and method for performing pipelined memory accesses ,(1994)