TRIPTYCH: An FPGA Architecture with Integrated Logic and Routing

作者: Gaetano Borriello , Scott Hauck , Carl Ebeling

DOI:

关键词:

摘要: We describe Triptych, a new FPGA architecture, that blends logic and routing resources to achieve efficient implementation of wide range circuits in both area speed. The physical structure Triptych attempts match the factored functions, thus providing an substrate which implement these circuits. This approach requires takes advantage integrated mapping, placement process. first architecture detail. is followed by development method for architectural comparison FPGAs free irrelevant effects. Then Xilinx, Algotronix, Concurrent Logic architectures are compared using this obtain normalized performance figures circuits, including datapath elements control logic. Our results indicate more area-efficient (Xilinx mappings average 3.5 times larger than mappings) has at least comparable delay characteristics.

参考文章(3)
Martine D. F. Schlag, Pak K. Chan, Jackson Kong, EMPIRICAL EVALUATION OF MULTILEVEL LOGIC MINIMIZATION TOOLS FOR A FIELD-PROGRAMMABLE GATE ARRAY TECHNOLOGY University of California at Santa Cruz. ,(1991)
S. Singh, J. Rose, D. Lewis, K. Chung, P. Chow, Optimization of field-programmable gate array logic block architecture for speed custom integrated circuits conference. ,(1991) , 10.1109/CICC.1991.164141
K.A. El-Ayat, A. El Gamal, R. Guo, J. Chang, R.K.H. Mak, F. Chiu, E.Z. Hamdy, J. McCollum, A. Mohsen, A CMOS electrically configurable gate array IEEE Journal of Solid-state Circuits. ,vol. 24, pp. 752- 762 ,(1989) , 10.1109/4.32037