Cache arrangement for direct memory access block transfer

摘要: A cache memory system reduces interference during direct access block write operations to main memory. control within contains in a single location validity bits for each word block. In response the first transferred at beginning of operation memory, all are reset cycle. Cache is thereafter free be read by central processor time that remaining words written without need additional invalidation cycles.