作者: Sean W. Smith , Mark Lindemann
DOI:
关键词:
摘要: Over the last several years, our research team built a commercially-offered secure coprocessor that, besides other features, offers high-speed DES: over 20 megabytes/second. However, it obtains these speeds only on operations with large data lengths. For DES short (e.g., 8-80 bytes), commercial offering was benchmarked at less than 2 kilobytes/second. The programmability of device enabled us to investigate this issue, identify and address series bottlenecks that were not initially apparent, ultimately bring short-DES performance close 3 This paper reports results real-world systems exercise in hardware cryptographic acceleration--and demonstrates importance of, when designing specialty hardware, overlooking software aspects governing how can be used.