Substrate and method for manufacturing semiconductor package
作者： Jingyu Kim , Hyun Lee
DOI:
关键词:
摘要: A substrate for a semiconductor package and method manufacturing are disclosed. The comprises surface, unit regions arranged on the surface in row direction to form plurality of rows. an n+1-th offset from n-th row. includes molding chips spaces between last at substantially same time.
lens.org 参考文章(32)
Hyeong-Seob Kim, Jong-ho Lee, Hae-jung Yu, Jin-woo Park, Molded underfill flip chip package preventing warpage and void ,(2010)
Michael E. Chapman, Arvind S. Salian, Dave S. Mahadevan, Method of forming a semiconductor package and structure thereof ,(2003)
M. Joshi, R. Pendse, V. Pandey, T. K. Lee, I. S. Yoon, J. S. Yun, Y. C. Kim, H. R. Lee, Molded underfill (MUF) technology for flip chip packages in mobile applications 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC). pp. 1250- 1257 ,(2010) , 10.1109/ECTC.2010.5490861
Wen-Yuan Chang, Arrangement of conductive pads on grid array package and on circuit board ,(2005)
Kinya Ichikawa, Terry L. Sterrett, Johanna Swan, Debendra Mallik, Stackable integrated circuit packaging ,(2003)
Cheng-Yi Weng, Chi-Chih Shen, Jen-Chuan Chen, Chi-Chih Chu, Wen-Hsiung Chang, Method for forming stackable semiconductor device packages including openings with conductive bumps of specified geometries ,(2009)
Kuo-Yuan Lee, Yung-Hsiang Chen, Semiconductor package fabricated by cutting and molding in small windows ,(2009)
Heung-Kyu Kwon, Ji-Hyun Park, Min-ok Na, Su-min Park, Sung-Woo Park, Systems employing a stacked semiconductor package ,(2010)