Real time pipelined system for forming the sum of products in the processing of video data

作者: Brian Wilcox

DOI:

关键词:

摘要: A 3-by-3 convolver utilizes 9 binary arithmetic units (10) connected in cascade for multiplying 12-bit pixel values p i which are positive or two's complement numbers by 5-bit magnitude (plus sign) weights w may be negative. The stored registers (13, 14 and 15) including the sign bits (shown separately convenience). For a negative weight, one's of value to multiplied is formed at each unit bank exclusive OR gates under control corresponding weight , correction made adding sum absolute all 3×3 kernel. Since this remains constant as long constant, it can precomputed register (16) added product PW first unit.

参考文章(23)
Xavier Maitre, Jean-Pierre Petit, Distributed arithmetic digital processing circuit ,(1981)
Kenji Nakayama, Non-recursive digital filter ,(1981)
Samuel D. Stearns, Richard W. Hamming, Digital Filters ,(1977)
Richard Francis Lyon, Two's complement pipeline multiplier ,(1974)
Nicolaas Alphonsus Maria Verhoeckx, Hendrik Arie Van Essen, Petrus Josephus van Gerwen, Wilfred Andre Maria Snijders, Digital signal processing arrangement ,(1977)
Wooley Bruce Allen, Baugh Charles Richmond, Two{3 s complement parallel array multiplier ,(1974)