Variable read latency on a serial memory bus
作者： Clifford Alan Zitlaw
DOI:
关键词:
摘要: Systems and/or methods are provided that facilitate employing a variable read latency on serial memory bus. In an aspect, can utilize undefined amount of time to obtain data from array and prepare the for transfer The bus be driven defined state. When is ready transfer, assert start bit notify host prior initiating transfer.
lens.org 参考文章(13)
David W. Hansquine, Brett C. Walker, Muhammad Asim Muneer, Single wire bus interface ,(2009)
Robert Dunstan, Dale Stolitzka, Communicating with devices over a bus and negotiating the transfer rate over the same ,(2002)
Paul W. Coteus, Kevin C. Gower, Warren E. Maule, Robert B. Tremaine, Method and system for providing frame start indication in a memory system having indeterminate read data latency ,(2007)
Klaus Heberle, Master-slave data transmission system employing a flexible single-wire bus ,(1991)
Gilad Sade, Adi Ofer, Accessing a disk drive at multiple speeds ,(2006)
Masahiro Yoshimoto, Method and circuit for asynchronous transmission ,(2005)
Geoffrey Gould, Brent M. Ahlquist, Data invalid signal for non-deterministic latency in a memory system ,(2005)
Michael J Barbour, Jeffery S Beck, Richard I Klaus, Common communication bus and protocol for multiple injet printheads in a printing system ,(1999)
Jong-Hoon Oh, Echo clock on memory system having wait information ,(2003)
Jens K. Poulsen, Jozef J. G. Bosch, Paulus Spaanderman, Mohammad Shajaan, Digital system bus for use in low power instruments such as hearing aids and listening devices ,(2003)