Method and circuitry for usage of partially functional nonvolatile memory
作者： Johnny Javanifard , Mark Winston , Robert N. Hasbun , David M. Brown , Richard D. Pashley
DOI:
关键词:
摘要: A method and circuitry are described that permit one to utilize a partially functional integrated circuit memory. memory array is segregated into separate blocks can each be isolated minimize the amount of rendered unusable by defect. Circuitry also provided program cells within at least three amounts charge thereby increase storage remaining blocks.
google.de 参考文章(18)
Siu K. Tsang, Memory system employing mostly good memories ,(1981)
Arthur R. Piejko, Terry T. Tsai, Michael C. Stephens, Duy-Loan T. Le, Charles J. Pilch, Scott E. Smith, Array block level redundancy with steering logic ,(1992)
Ajit K. Medhekar, Chitranjan N. Reddy, Hierarchical redundancy scheme for high density monolithic memories ,(1993)
Amit Merchant, Neal Mielke, Mickey L. Fandrich, Method and circuitry for preconditioning shorted rows in a nonvolatile semiconductor memory incorporating row redundancy ,(1992)
Yoshihiro Takemae, Semiconductor memory unit having redundant structure ,(1991)
Nanette Brown, EPM having an improvement in non-volatile storage of accounting data ,(1989)
Eliyahou Harari, Sanjay Mehrotra, Winston Lee, Multi-state EEprom read and write circuits and techniques ,(1990)
Jr. James Brennan, Row redundancy for flash memories ,(1991)
Kurt B. Robinson, Steven E. Wells, Addressing modes for a dynamic single bit per cell to multiple bit per cell memory ,(1995)
Tetsurou Matsumoto, Yasunori Yamaguchi, Yasuhiro Kasama, Shinichi Ikenaga, Kazuyuki Miyazawa, Kazuyoshi Oshima, Akira Endo, Yuji Sakai, Takashi Yamazaki, Eiji Miyamoto, Makoto Morino, Kazuhiko Kajigaya, Atsushi Kumata, Ryoichi Hori, Hiroshi Yoshioka, Jiro Sawada, Manabu Tsunozaki, Sinichi Miyatake, Mitsuhiro Takano, Masashi Horiguchi, Hirokazu Saito, Shinji Udo, Jun Etoh, Semiconductor memory device and defect remedying method thereof ,(2008)