System for limiting access to non-volatile memory in electronic postage meters

作者: Arno Muller

DOI:

关键词:

摘要: A method and associated apparatus for limiting the erasing writing of data in non-volatile memory (NVM) an electronic postage meter operated under microcomputer control to predetermined periods time after power up during down cycles meter, comprising steps providing output signal response establishment a voltage condition, generating pulse presence signal, presetting width provide sufficient erase desired words from NVM, applying bias enable NVM terminal duration pulse, enabling remaining terminals allow erasure removing interrupting operation removal ready at inception cycle, into period, biasing normal preclude NVM.

参考文章(18)
Fuad H. Musa, Pern Shaw, Michael F. Wiles, Thomas G. Gunter, Ram retention during power up and power down ,(1978)
Robert A. Patterson, Communications bus monitor ,(1978)
Thomas O. Holtey, Richard P. Kelly, Steven S. Noyes, Microprocessor controlled communications controller having a stretched clock cycle ,(1980)
Thomas H. Bennett, Michael F. Wiles, Pulse expanding system for microprocessor systems with slow memory ,(1976)
John H. Steinmetz, Arthur Rubinstein, Gary H. Cholakian, Control system for inhibiting processing communications ,(1981)
Darrell Douglas Donaldson, George Corbin Lockwood, Donald Gregory Craycraft, Static volatile/non-volatile ram cell ,(1980)