CAM/RAM memory device with a scalable structure
作者： Henrik Johansson
DOI:
关键词:
摘要: The present invention relates to a CAM/RAM memory device with scalable structure CAM (Content Addressable Memory) mode and RAM (Random Access mode, where selectable parts of the cells can be masked off for reading writing may performed directly through an address decoder in mode. is divided into blocks ( 1 ), each having number rows. 2 ) connected by word lines 3 row multiplexer 4 adapted select which block read data from. further includes blocking means when match such that several parallel hits different without generating invalid read-out.
lens.org 参考文章(15)
Norman B. Threewitt, Memory with CAM and RAM partitions ,(1992)
Henry E. Huey, Michael J. Nishimura, Address handler for an asynchronous transfer mode switch ,(1993)
Ketan K. Mehta, Sanjay V. Gala, Varad Srinivasan, Content addressable memory and random access memory partition circuit ,(1996)
Walter E. Croft, Alex E. Henderson, Content addressable memory device ,(1999)
Chuen-Der Lien, Chau-Chin Wu, Low-power content addressable memory cell ,(1998)
Hiroshi Sasama, Masato Yoneda, Naoki Kanazawa, Hierarchical encoder including timing and data detection devices for a content addressable memory ,(1999)
Anthony J. McAuley, Daniel V. Wilson, Paul F. Tsuchiya, Fast multilevel hierarchical routing table lookup using content addressable memory ,(1993)
T. Yamagata, M. Mihara, T. Hamamoto, Y. Murai, T. Kobayashi, M. Yamada, H. Ozaki, A 288-kb fully parallel content addressable memory using a stacked-capacitor cell structure IEEE Journal of Solid-state Circuits. ,vol. 27, pp. 1927- 1933 ,(1992) , 10.1109/4.173123
K.J. Schultz, P.G. Gulak, Fully parallel integrated CAM/RAM using preclassification to enable large capacities IEEE Journal of Solid-state Circuits. ,vol. 31, pp. 689- 699 ,(1996) , 10.1109/4.509851