Power down circuit for data protection in a microprocessor-based system

作者: Ralph J. Oldenkamp

DOI:

关键词:

摘要: An apparatus for use in a stand alone microcomputer controlled system having digital memory device and microprocessor unit includes small battery supply circuitry sensing the power applied at terminals of to control initial application failure manner prevent loss volatile data. The requirements off or standby mode are approximately 1000 times less than operating thereby permit data be stored random access substantial time independent power. monitoring detecting levels, switching power, disabling microprocessor, restarting once has been restored. Specifically, comprises first second comparators coupled cascade, one which senses voltage level other acting as portion switch device, timing capacitors diodes decoupling from backup supply.

参考文章(6)
Masamichi Asano, Hiroshi Iwahashi, Multifunction terminal circuit ,(1980)
W.D. Parkinson, 4337524 Backup power circuit for biasing bit lines of a static semiconductor memory Microelectronics Reliability. ,vol. 22, pp. 1051- ,(1982) , 10.1016/S0026-2714(82)80550-7
Roger F. Lay, Howard J. Moody, Flavio M. Manduley, Earl B. Holtz, Power failure memory support system ,(1981)
Shirokura Hideyuki, POWER FAILURE PROTECTION CIRCUIT ,(1977)
Ivars P. Breikss, Memory protection arrangement ,(1977)