Verification of a multichip coherence protocol
作者： Asher David , Ikram Shahid , Ellis James , Kessler Richard Eugene , Akkawi Isam
DOI:
关键词:
摘要: A system includes a formal verification engine running on host and protocol checking engine. The automatically generates formally verifies reference specification that plurality of extended state tables for an integrated circuit (IC) design chip at architectural level. is further configured to generate self-contained services from the tables. service randomly atomically executable. changes responsive IC changing. checks validates completeness correctness specification.
lens.org 参考文章(19)
Ohad Shacham, Jason R. Baumgartner, Paul Roessler, Jiazhao Xu, Verification techniques for liveness checking of logic designs ,(2012)
Isam Akkawi, David Asher, John Perveiler, Shahid Ikram, James Ellis, Systems and methods for specifying. modeling, implementing and verifying ic design protocols ,(2014)
Hiroshi Okamoto, Optical disk apparatus and control program for the same ,(2005)
Gerard J. Holzmann, The SPIN Model Checker ,(2003)
George J. Milne, A Model for Hardware Description and Verification design automation conference. pp. 251- 257 ,(1984) , 10.5555/800033.800804
Shahid Ikram, David Asher, Isam Akkawi, Jack Perveiler, Jim Ellis, A framework for specifying, modeling, implementation and verification of SOC protocols system on chip conference. pp. 268- 273 ,(2014) , 10.1109/SOCC.2014.6948939
Young-Su Kwon, Young-Il Kim, Chong-Min Kyung, Systematic functional coverage metric synthesis from hierarchical temporal event relation graph design automation conference. pp. 45- 48 ,(2004) , 10.1145/996566.996580
Man-Yun Su, Che-Hua Shih, Juinn-Dar Huang, Jing-Yang Jou, FSM-based transaction-level functional coverage for interface compliance verification Proceedings of the 2006 conference on Asia South Pacific design automation - ASP-DAC '06. pp. 448- 453 ,(2006) , 10.1145/1118299.1118411
Janick Bergeron, Writing Testbenches using SystemVerilog ,(2000)
Serdar Tasiran, Yuan Yu, Brannon Batson, Using a formal specification and a model checker to monitor and direct simulation Proceedings of the 40th conference on Design automation - DAC '03. pp. 356- 361 ,(2003) , 10.1145/775832.775926