Efficient static timing analysis in presence of crosstalk

作者: Tong Xiao , Chih-Wei Chang , M. Marek-Sadowska

DOI: 10.1109/ASIC.2000.880760

关键词:

摘要: In this paper we show that iterative updating of timing windows is necessary when signals on the same path are mutually capacitively coupled. To improve accuracy analysis use implications induced by functional irredundant sensitization criteria. Experimental results have demonstrated efficacy and efficiency our proposed techniques.

参考文章(17)
Anirudh Devgan, Leon Stok, Sandip Kundu, Timing analysis and optimization: from devices to systems (tutorial). international conference on computer aided design. ,(1997)
H-C Chen, DH-C Du, None, Path sensitization in critical path problem (logic circuit design) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 12, pp. 196- 207 ,(1993) , 10.1109/43.205001
Ric Chung-Yang Huang, Yucheng Wang, Kwang-Ting Chen, LIBRA---a library-independent framework for post-layout performance optimization Proceedings of the 1998 international symposium on Physical design - ISPD '98. pp. 135- 140 ,(1998) , 10.1145/274535.274555
Mattias Ringe, Thomas Lindenkreuz, Erich Barke, Static timing analysis taking crosstallk into account design, automation, and test in europe. pp. 451- 457 ,(2000) , 10.1145/343647.343818
H.-C. Chen, David Hung-Chang Du, S. W. Cheng, Circuit enhancement by eliminating long false paths design automation conference. pp. 249- 252 ,(1992) , 10.5555/113938.149427
Y. Sasaki, G. De Micheli, Crosstalk delay analysis using relative window method international conference on asic. pp. 9- 13 ,(1999) , 10.1109/ASIC.1999.806463
W. Kunz, D.K. Pradhan, Recursive learning: a new implication technique for efficient solutions to CAD problems-test, verification, and optimization international symposium on circuits and systems. ,vol. 2, pp. 350- 365 ,(2003) , 10.1109/TUTCAS.2003.1490927
B. Franzini, C. Forzan, D. Pandini, P. Scandolara, A. Dal Fabbro, Crosstalk aware static timing analysis: a two step approach international symposium on quality electronic design. pp. 499- 503 ,(2000) , 10.1109/ISQED.2000.838935
Shang-Zhi Sun, David Hung-Chang Du, Hsi-Chuan Chen, Efficient timing analysis for CMOS circuits considering data dependent delays IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 17, pp. 546- 552 ,(1998) , 10.1109/43.703835