摘要: Dynamic current copying is a technique that allows to continuously trim the single DAC-elements in background. One source at time taken out of DAC-array and compared with reference current. Then negative feedback loop established, and, by controlling DAC-element, or part thereof, suitable way, its forced equal When calibration completed, trimmed DAC-element switched back into continues take data processing. At same next put mode. all sources array are trimmed, cycle starts anew.
springer.com
springerlink.com参考文章(27)
Willy M C Sansen, Kenneth R Laker, Design of analog integrated circuits and systems ,(1994)
Qiuting Huang, P.A. Francese, C. Martelli, J. Nielsen, A 200MS/s 14b 97mW DAC in 0.18/spl mu/m CMOS international solid-state circuits conference. pp. 364- 532 ,(2004) , 10.1109/ISSCC.2004.1332745
A. Van Den Bosch, M. Borremans, M. Steyaert, W. Sansen, A 12 b 500 MSample/s current-steering CMOS D/A converter international solid-state circuits conference. pp. 366- 367 ,(2001) , 10.1109/ISSCC.2001.912676
Martin Clara, Jorg Hauptmann, Digital-to-analog converter arrangement with an array of unary digital-to-analog converting elements usable for different signal types ,(2003)
T. Ueno, T. Yamaji, T. Itakura, A 1.2-V, 12-bit, 200M sample/s current-steering D/A converter in 90-nm CMOS custom integrated circuits conference. pp. 747- 750 ,(2005) , 10.1109/CICC.2005.1568776
Martin Clara, Wolfgang Klatzer, Berthold Seger, Antonio di Giandomenico, Luca Gori, A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13/spl mu/m CMOS international solid-state circuits conference. pp. 250- 600 ,(2007) , 10.1109/ISSCC.2007.373388
Kok Lim Chan, Jianyu Zhu, Ian Galton, A 150MS/s 14-bit Segmented DEM DAC with Greater than 83dB of SFDR Across the Nyquilst band 2007 IEEE Symposium on VLSI Circuits. pp. 200- 201 ,(2007) , 10.1109/VLSIC.2007.4342714
Chi-Hung Lin, K. Bult, A 10-b, 500-MSample/s CMOS DAC in 0.6 mm/sup 2/ IEEE Journal of Solid-state Circuits. ,vol. 33, pp. 1948- 1958 ,(1998) , 10.1109/4.735535
K. O'Sullivan, C. Gorman, M. Hennessy, V. Callaghan, A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44 mm/sup 2/ IEEE Journal of Solid-state Circuits. ,vol. 39, pp. 1064- 1072 ,(2004) , 10.1109/JSSC.2004.829923
J. Deveugele, M.S.J. Steyaert, A 10-bit 250-MS/s Binary-Weighted Current-Steering DAC IEEE Journal of Solid-State Circuits. ,vol. 41, pp. 320- 329 ,(2006) , 10.1109/JSSC.2005.862342