Semiconductor integrated circuit having high-speed and low-power logic gates with common transistor substrate potentials, design methods thereof, and related program recording medium

作者: Motoi Ichihashi , Yasuhisa Shimazaki

DOI:

关键词:

摘要: Disclosed is a semiconductor integrated circuit realizing improved operating speed, reduced power consumption in an active mode, standby and area of chip. A first logic gate using pair potentials VDDL, VSSL having relatively small potential difference as operation source second VDDH, VSSH large commonly use substrate VBP, VBN MIS transistors. The has high driving capability, the can operate on low power. transistor threshold voltage which increases by reverse bias decreases forward bias. By potential, even case where different states are generated at both gates, MOS transistors gates be formed common well region.

参考文章(17)
Tetsuo Sasaki, Tatsuki Ishii, Misao Takimoto, Tooru Hiyama, System and method for optimizing delays in semiconductor circuits ,(1994)
Takayuki Kawahara, Ryoichi Hori, Masashi Horiguchi, Ryoichi Kurihara, Kiyoo Itoh, Masakazu Aoki, Takeshi Sakata, Kunio Uchiyama, Semiconductor integrated circuit device having power reduction mechanism ,(2002)
Kan Takeuchi, Kiyoo Itoh, Yoshinobu Nakagome, CMOS circuit with reduced signal swing ,(1991)
Kimiyoshi Usami, Mutsunori Igarashi, Chiharu Mizuno, Hiroshi Tanaka, Masahiro Kanazawa, Takashi Ishikawa, Semiconductor integrated circuit and supply method for supplying multiple supply voltages in a semiconductor integrated circuit ,(1997)
Masahiro Kanazawa, Masayoshi Usami, 正博 金沢, 公良 宇佐美, Multi-power-source integrated circuit and multi-power-source integrated circuit system ,(1997)
Makoto Hanawa, Koichi Seki, Motonobu Tonomura, 浩一 関, 正文 宮本, 元伸 外村, 誠 花輪, Masabumi Miyamoto, Low power-consumption type semiconductor integrated circuit ,(1991)
Yamamoto Hideaki, FLOOR PLANNER AND FLOOR PLAN METHOD ,(1994)
Kagenishi Yukihiro, Kishimoto Mikio, Kajitani Atsuhiro, CMOS TYPE SEMICONDUCTOR DEVICE ,(1991)