An Availability Model of a Virtual TMR System with Applications in Cloud/Cluster Computing

作者: Ricardo Paharsingh , Olivia Das

DOI: 10.1109/HASE.2011.11

关键词:

摘要: Three important factors in dependable computing are cost, error correction and high availability. In this paper we will focus on assessing a proposed model that encapsulates all three virtual architecture can be implemented the IaaS layer of cloud computing. The assessed against popular existing (Triple Modular Redundant System TMR) availability analysis done with Fault-Trees combined Markov Chains. These experiments demonstrate virtualization TMR system using have proposed, achieve almost same level availability/reliability along inherent advantages systems. Advantages include faster restart, efficient use resources migration.

参考文章(26)
Robin Sahner, Kishor S. Trivedi, Antonio Puliafito, Performance and Reliability Analysis of Computer Systems Springer US. ,(1996) , 10.1007/978-1-4615-2367-3
R. Manian, D.W. Coppit, K.J. Sullivan, J. Bechta Dugan, Bridging the gap between systems and dynamic fault tree models reliability and maintainability symposium. pp. 105- 111 ,(1999) , 10.1109/RAMS.1999.744104
Luis M. Vaquero, Luis Rodero-Merino, Juan Caceres, Maik Lindner, A break in the clouds ACM SIGCOMM Computer Communication Review. ,vol. 39, pp. 50- 55 ,(2008) , 10.1145/1496091.1496100
R. Sahner, K.S. Trivedi, A. Puliafito, Performance And Reliability Analysis Of Computer Systems (an Example-based Approach Using The Sharpe Software IEEE Transactions on Reliability. ,vol. 46, pp. 441- 441 ,(1997) , 10.1109/TR.1997.664017
Salvatore Campagna, Moazzam Hussain, Massimo Violante, Hypervisor-Based Virtual Hardware for Fault Tolerance in COTS Processors Targeting Space Applications defect and fault tolerance in vlsi and nanotechnology systems. pp. 44- 51 ,(2010) , 10.1109/DFT.2010.12
M. Lanus, Liang Yin, K.S. Trivedi, Hierarchical composition and aggregation of state-based availability and performability models IEEE Transactions on Reliability. ,vol. 52, pp. 44- 52 ,(2003) , 10.1109/TR.2002.805781
P.K. Samudrala, J. Ramos, S. Katkoori, Selective triple Modular redundancy (STMR) based single-event upset (SEU) tolerant synthesis for FPGAs IEEE Transactions on Nuclear Science. ,vol. 51, pp. 2957- 2969 ,(2004) , 10.1109/TNS.2004.834955
Thomas C. Bressoud, Fred B. Schneider, Hypervisor-based fault tolerance ACM Transactions on Computer Systems. ,vol. 14, pp. 80- 107 ,(1996) , 10.1145/225535.225538
V.P. Nelson, Fault-tolerant computing: fundamental concepts IEEE Computer. ,vol. 23, pp. 19- 25 ,(1990) , 10.1109/2.56849