Method and apparatus for synthesizing datapaths for integrated circuit design and fabrication

作者: Mossaddeq Mahmood , Balmukund K. Sharma

DOI:

关键词:

摘要: A method for fabricating an integrated circuit includes the steps of: (a) developing a set of specifications circuit; (b) encoding in hardware description language (HDL); (c) synthesizing netlist including sequential datapath with synthesizer from HDL; and (d) as specified by netlist. synthesis providing library components combinational components; number IC expression trees derived (e) matching to provide map matches; (f) according create both datapaths datapaths. digital processor, memory coupled stored memory. An input device is used HDL into memory, generator develops HDL. matcher compares plurality matches, provides map.

参考文章(10)
Jacques-Oliver Piednoir, Synthetic netlist system and method ,(1988)
Masahiro Shindo, Hideaki Kobayashi, Tai Sugimoto, Haruo Nakayama, Integrated silicon-software compiler ,(1989)
Mitchel A. Mastellone, Hierarchical net list derivation system ,(1986)
Chia-Jeng Tseng, D.P. Siewiorek, Automated Synthesis of Data Paths in Digital Systems IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 5, pp. 379- 395 ,(1986) , 10.1109/TCAD.1986.1270207
S.W. Hadley, B.L. Mark, A. Vannelli, An efficient eigenvector approach for finding netlist partitions IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 11, pp. 885- 892 ,(1992) , 10.1109/43.144852
M. Mahmood, B. Sharma, C. Kingsley, A Datapath Synthesizer For High-performance ASICs custom integrated circuits conference. ,(1992) , 10.1109/CICC.1992.591115