Robustness and Usability in Modern Design Flows
作者： Görschwin Fey , Rolf Drechsler
DOI:
关键词:
摘要:
amazon.com
springer.com
openlibrary.org参考文章(87)
Wolfgang Kunz, Dominik Stoffel, Reasoning in Boolean Networks Springer US. ,(1997) , 10.1007/978-1-4757-2572-8
Randall Davis, Walter Hamscher, Diagnosing circuits with state: an inherently underconstrained problem national conference on artificial intelligence. pp. 276- 282 ,(1992)
Rolf Drechsler, Using Synthesis Techniques in SAT Solvers. MBMV. pp. 165- 173 ,(2004)
Carsten Albrecht, Christian J. Eibl, gSysC: A GRAPHICAL FRONT END FOR SYSTEMC ,(2005)
Jeremy W. Nimmer, Michael D. Ernst, Static verification of dynamically detected program invariants: Integrating Daikon and ESC/Java Electronic Notes in Theoretical Computer Science. ,vol. 55, pp. 255- 276 ,(2001) , 10.1016/S1571-0661(04)00256-7
Kodandapani, Pradhan, Undetectability of Bridging Faults and Validity of Stuck-At Fault Test Sets IEEE Transactions on Computers. ,vol. 29, pp. 55- 59 ,(1980) , 10.1109/TC.1980.1675457
Kotaro Hirano, Naoaki Suganuma, Masahiro Tomita, Pattern Generation for Locating Logic Design Errors IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. ,vol. 77, pp. 881- 893 ,(1994)
Raimund Ubar, Design Error Diagnosis with Re-Synthesis in Combinational Circuits Journal of Electronic Testing. ,vol. 19, pp. 73- 82 ,(2003) , 10.1023/A:1021948013402
Franz Wotawa, Debugging Hardware Designs Using a Value-Based Model Applied Intelligence. ,vol. 16, pp. 71- 92 ,(2001) , 10.1023/A:1012821511498
Sérgio Vale Aguiar Campos, Kenneth L. McMillan, Edmund M. Clarke, Vassili Hartonas-Garmhausen, Symbolic Model Checking ,(1993)