Data processing system having an intermediate buffer memory
作者： Akira Hattori , Takamitsu Tsuchimoto
DOI:
关键词:
摘要: In a data processing system having an intermediate buffer memory provided between large space main and small space, high speed memories of plurality processors, block the to be replaced with is determined by utilizing LRU (Least Recently Used) algorithm as well copy flags employed in invalidation processing. memory, that number its ON state smaller than any other blocks, selected replaced. The fact implies not frequently used processors. Replacement such alleviates burden imposed on memory.
lens.org 参考文章(6)
T Macdonald, Multi-processor system with multiple cache memories ,(1973)
Brown Paul J, Smith Ronald M, Shared data controlled by a plurality of users ,(1973)
Reaman Paul Niguette, Memory and buffer arrangement for digital computers ,(1974)
Arthur F. Boehm, Automatic configuration of main storage addressing ranges ,(1975)
Jules Boris Gnadeberg, Louis Johan Zeckendorf, Paging in hierarchical memory systems ,(1975)
John Lloyd Williams, Graham John Wisdom, Robert Valentine Moberly, Geoffrey Brian Kenneth Stagg, Roger John Leaman, Data processing read and hold facility ,(1976)