Apparatus, method and limited set of messages to transmit data between scheduler and a network processor
作者： Marco Heddes , Jean Louis Calvignac , Joseph Franklin Logan
DOI:
关键词:
摘要: An interface to interconnect Network Processor and Scheduler chips in a multi-chip system includes limited set of messages circuit arrangements generate the messages. The include FlowEnqueue.request, FlowEnqueue.response, PortEnqueue.request PortStatus.request.
google.com.sg 参考文章(20)
Michael J. Wilt, Todd Andrew Ballantyne, Apparent network interface for and between embedded and host processors ,(1998)
Alain Chapuis, Digital signal processor architecture optimized for controlling switched mode power supply ,(2004)
Marco C. Heddes, Fabrice Jean Verplanken, Piyush Chunilal Patel, Brian Mitchell Bass, Jean Louis Calvignac, Juan Guillermo Revilla, Michael Steven Siegel, Network processor, memory organization and methods ,(2000)
Andrew M. Jones, John A. Carey, Integrated circuit implementing packet transmission ,(1999)
Christopher P. Henze, Power converter with duty ratio quantization ,(1985)
Alain Chapuis, System and method for providing digital pulse width modulation ,(2003)
Michael Laor, Garry P. Epps, Flexible DMA engine for packet header modification ,(2000)
Kurt Chan, Alistair D. Black, Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost ,(2003)
Patricia E. Hareski, Gary B. Kotzur, William J. Walker, Dale J. Mayer, Michael L. Witkowski, A programmable arbitration system for determining priority of the ports of a network switch ,(1997)